

What is claimed is:

1. A clock generator comprising:
 - a receiving circuit to receive an external clock signal to produce an internal clock signal;
 - a data receiver to receive an external data signal to produce an internal data signal;
 - a first delay locked loop (DLL) to receive the internal clock signal to produce an output clock signal, wherein the output clock signal is 90 degrees out of phase with the internal clock signal; and
 - a second DLL selectively connected to the first DLL to receive the output clock signal to generate a capture clock signal, wherein the capture clock signal is 90 degrees out of phase with the internal data signal.
2. The clock generator of claim 1, wherein the external clock signal is edge aligned with the external data signal.
3. The clock generator of claim 1, wherein the receiving circuit includes a clock receiver and a data receiver model, wherein a delay of the data receiver model is the same as a delay of the data receiver.
4. The clock generator of claim 1, wherein the first DLL includes:
 - a first delay line to provide a quarter of clock cycle delay to the internal clock signal to generate the output clock signal;
 - a second delay line to provide a quarter of clock cycle delay to the output clock signal to generate a feedback signal;
 - a phase detector to compare an inverse of the internal clock signal and the feedback signal; and
 - a controller to provide control to the first and second delay lines.

5. The clock generator of claim 1, wherein the second DLL includes:
a forward path comprising:
a clock receiver;
a delay line to apply an amount of delay to the output clock signal to generate a delayed signal; and
a clock tree to receive the delayed signal to generate the capture signal;
and
a feedback path to provide a feedback signal, the feedback path including a model circuit, wherein a delay of the model circuit includes a delay of the clock receiver.
6. The clock generator of claim 5, wherein the feedback signal of the second DLL and the output clock signal of the first DLL are synchronized.
7. A clock circuit comprising:
a receiving circuit to receive an external clock signal to produce an internal clock signal;
a data receiver to receive an external data signal to produce an internal data signal;
a first delay locked loop (DLL) to receive the internal clock signal to produce a slave output clock signal, wherein the slave output clock signal is one-fourth clock cycle delayed from the internal clock signal; and
a master DLL connected to the slave DLL, the master DLL comprising:
a forward path to receive the slave output clock signal to produce a capture clock signal; and
a feedback path to receive the capture clock signal to produce a feedback signal, wherein the capture clock signal is center aligned with the internal data signal when the feedback and slave output signals are synchronized.
8. The clock circuit of claim 7, wherein the external clock signal is edge aligned with the external data signal.

9. The clock generator of claim 7, wherein the receiving circuit includes a clock receiver and a data receiver model, wherein a delay of the data receiver model is the same as a delay of the data receiver.
10. The clock generator of claim 7, wherein the first DLL includes:
- a first delay line to apply a quarter of clock cycle delay to the internal clock signal produce the slave output clock signal;
 - a second delay line to apply a quarter of clock cycle delay to the slave output clock signal to produce a slave feedback signal;
 - a phase detector to compare an inverse of the internal clock and slave feedback signals to provide shifting signals; and
 - a controller to control the first and second delay lines based on the shifting signals to keep the inverse of the internal clock and slave feedback signals synchronized.
11. The clock generator of claim 7, wherein the forward path includes:
- a delay line to apply a delay to the output clock signal to generate a delayed signal; and
 - a clock tree to receive the delayed signal to generate a plurality of the capture clock signals.
12. The clock circuit of claim 7, wherein the forward path includes a clock receiver, the feedback path includes a model circuit, wherein a delay of the model circuit includes a delay of the clock receiver.
13. A clock circuit comprising:
- a receiving circuit to receive an external clock signal to produce an internal clock signal;
 - a data receiver to receive an external data signal to produce an internal data signal;
 - a first delay locked loop (DLL) comprising:
 - a forward path to provide a slave output clock signal; and

a feedback path to provide a feedback signal, wherein the slave output clock signal is 90 degrees out of phase with the internal clock signal when the feedback signal and an inverse of the internal clock signal are synchronized; and

a master DLL connected to the slave DLL, the master DLL comprising:

a forward path to receive the slave output clock signal to produce a capture clock signal; and

a feedback path to receive the capture clock signal to produce a feedback signal, wherein the capture clock signal is center aligned with the internal data signal when the feedback and slave output signals are synchronized.

14. A clock generator comprising:

a receiving circuit to receive an external clock signal to produce an internal clock signal;

a data receiver to receive an external data signal to produce an internal data signal;

a slave delay locked loop (DLL) to receive the internal clock signal to produce a slave output clock signal, wherein the slave output clock signal is 90 degrees out of phase with the internal clock signal; and

a master connected to the slave DLL, the master DLL comprising:

a delay line to apply an amount of delay to the slave output clock signal to generate a delayed signal;

a clock tree circuit to receive the delayed signal to generate a plurality of capture clock signals;

a model circuit to receive one of the capture clock signals to generate a master feedback signal;

a phase detector to provide shifting signals based on a phase difference between the slave output clock and the master feedback signals; and

a control circuit to control the delay line to adjust the amount of delay applied to the slave output clock signal such that when the slave output clock and master feedback signals are synchronized the capture clock signal is center aligned with the internal data signal.

15. The clock generator of claim 14, wherein the external clock signal is edge aligned with the external data signal.

16. The clock generator of claim 14, wherein the receiving circuit includes a clock receiver, a model circuit includes a model delay, wherein the model delay includes a delay of the clock receiver.

17. The clock generator of claim 14, wherein the receiving circuit includes a clock receiver and a model of the data receiver.

18. The clock generator of claim 17, wherein the model circuit includes a model of the clock receiver.

19. A clock generator comprising:

a receiving circuit to receive an external clock signal to produce an internal clock signal, the receiving circuit including a clock receiver and a model of a data receiver;

a data receiver to receive an external data signal to produce an internal data signal;

a slave delay locked loop (DLL) comprising:

a forward path to provide a slave output clock signal; and

a feedback path to provide a feedback signal, wherein the slave output clock signal is 90 degrees out of phase with the internal clock signal when the feedback signal and an inverse of the internal clock signal are synchronized;

a master DLL connected to the slave DLL, the master DLL comprising:

a delay line to apply an amount of delay to the slave output clock signal to generate a delayed signal;

a clock tree circuit to receive the delayed signal to generate a plurality of capture clock signals;

a model circuit to receive one of the capture clock signals to generate a

master feedback signal, wherein a delay of the model circuit includes a delay of the clock receiver;

a phase detector to provide shifting signals based on a phase difference between the slave output clock and the master feedback signals; and

a control circuit to control the delay line to adjust the amount of delay applied to the slave output clock signal such that when the slave output clock and master feedback signals are synchronized the capture clock signal is center aligned with the internal data signal.

20. A clock generator comprising:

a clock receiver an external clock signal to produce an internal clock signal;

a first delay locked loop (DLL) to receive the internal clock signal to produce an output clock signal, wherein the output clock signal is 90 degrees out of phase with the internal clock signal;

a second DLL selectively connected to the first DLL to receive the output clock signal to generate a capture clock signal; and

a data path circuit to receive an internal data signal and the capture clock signal to generate an output data signal, wherein the output data signal is center aligned with the external clock signal.

21. The clock generator of claim 20, wherein the forward path includes:

a delay line to apply a delay to the output clock signal to generate a delayed signal; and

a clock tree to receive the delayed signal to generate a plurality of the capture clock signals.

22. The clock generator of claim 20, wherein the feedback path includes a model circuit, wherein a delay of the model circuit includes a delay of the clock receiver and a delay of the data path circuit.

23. The clock generator of claim 20, wherein the model circuit includes a model of the clock receiver and a model of the data path circuit.

24. A clock generator comprising:

- a clock receiver to receive an external clock signal to produce an internal clock signal;

- a delay line to apply an amount of delay to the internal clock signal to generate a delayed signal;

- a clock tree circuit to receive the delayed signal to generate a plurality of capture clock signals;

- a model circuit to receive one of the capture clock signal to generate a feedback signal, wherein a delay of the model circuit is equal to a delay of the clock receiver and a delay of the data path circuit;

- a phase detector to provide shifting signals based on a phase difference between the internal clock and the feedback signals;

- a control circuit to control the delay line to adjust the amount of delay applied to the internal clock signal; and

- a data path circuit to receive an internal data signal and the capture clock signal to generate an output data signal, wherein the output data signal is center aligned with the external clock signal.

25. A memory system comprising:

- a memory device including a plurality of memory cells; and

- a memory controller connected to the memory device, the memory controller comprising:

- a receiving circuit to receive an external clock signal to produce an internal clock signal;

- a data receiver to receive an external data signal from the memory device to produce an internal data signal;

a first delay locked loop (DLL) to receive the internal clock signal to produce an output clock signal, wherein the output clock signal is 90 degrees out of phase with the internal clock signal; and

a second DLL selectively connected to the first DLL to receive the output clock signal to generate a capture clock signal, wherein the capture clock signal is 90 degrees out of phase with the internal data signal.

26. The memory system of claim 25, wherein the external data signal includes a data signal stored in one of the memory cells.

27. The memory system of claim 25, wherein the external data signal includes a data signal read from one of the memory cells during a read operation.

28. A memory system comprising:

a memory device including a plurality of memory cells; and

a memory controller connected to the memory device, the memory controller comprising:

a clock receiver an external clock signal to produce an internal clock signal;

a first delay locked loop (DLL) to receive the internal clock signal to produce an output clock signal, wherein the output clock signal is 90 degrees out of phase with the internal clock signal;

a second DLL selectively connected to the first DLL to receive the output clock signal to generate a capture clock signal; and

a data path circuit to receive an internal data signal and the capture clock signal to generated an output data signal, wherein the output data signal is center aligned with the external clock signal.

29. The memory system of claim 27, wherein the output data signal includes an address signal provided to the memory device during a memory write operation.

30. The memory system of claim 27, wherein the output data signal includes a control signal provided to the memory device during a memory write operation.

31. A system comprising:

- a processor;

- a memory device connected to the processor, the memory device including a plurality of memory cells to store data; and

- a memory controller connected to the memory device, the memory controller comprising:

 - a receiving circuit to receive an external clock signal to produce an internal clock signal;

 - a data receiver to receive an external data signal from the memory device to produce an internal data signal;

 - a slave delay locked loop (DLL) to receive the internal clock signal to produce a slave output clock signal, wherein the slave output clock signal is 90 degrees out of phase with the internal clock signal; and

 - a master DLL selectively connected to the first DLL to receive the slave output clock signal to generate a capture clock signal, wherein the capture clock signal is 90 degrees out of phase with the internal data signal.

32. A system comprising:

- a processor;

- a memory device connected to the processor, the memory device including a plurality of memory cells to store data; and

- a memory controller connected to the memory device, the memory controller comprising:

 - a clock receiver an external clock signal to produce an internal clock signal;

a first delay locked loop (DLL) to receive the internal clock signal to produce an output clock signal, wherein the output clock signal is 90 degrees out of phase with the internal clock signal;

a second DLL selectively connected to the first DLL to receive the output clock signal to generate a capture clock signal; and

a data path circuit to receive an internal data signal and the capture clock signal to generate an output data signal, wherein the output data signal is center aligned with the external clock signal.

33. A method of generating a capture clock signal, the method comprising:
receiving an external clock signal;
receiving an external data signal;
generating a output clock signal based on the internal clock signal, wherein the output clock signal is 90 degrees out of phase with the internal clock signal;
generating a capture clock signal based on the output clock signal; and
generating a feedback signal from the capture clock signal such that the capture clock signal is center aligned with the internal data signal when the feedback and output signals are synchronized.

34. The method of claim 33, wherein generating a capture clock signal include passing a delay signal generated from the internal clock signal to a clock tree circuit.

35. The method of claim 33, wherein receiving an external clock signal includes passing the external clock signal through a clock receiver.

36. The method of claim 35, wherein receiving an external data signal includes passing the external data signal through a data receiver.

37. The method of claim 36, wherein generating a feed back signal include passing the capture clock signal through a model circuit, wherein a delay of the model circuit includes a delay of the clock receiver.

38. A method of capturing a signal, the method comprising:
receiving an internal data signal;
generating an output clock signal from an internal clock signal, wherein the output clock signal is 90 degrees out of phase with the input clock signal;
generating a capture clock signal from the output clock signal; and
capturing the data signal such that the capture clock signal is center aligned with the internal data signal.

39. The method of claim 38 further includes:
passing an external clock signal through a receiving circuit having a clock delay;
passing an external data signal through a data receiver having a data delay;
generating a feedback signal from the capture clock signal by passing the capture clock signal through a model circuit, wherein a delay of the model circuit includes the clock delay; and
synchronizing the internal clock and the feedback signals.

40. A method of generating a signal, the method comprising:
receiving an external clock signal to generate an internal clock signal;
generating an output clock signal based on the internal clock signal, wherein the output clock signal is 90 degrees out of phase with the input clock signal;
generating a capture clock signal based on the output clock signal; and
capturing an internal data signal with the capture clock signal to produce an output data signal, wherein the output data signal is center aligned with the external clock signal.

41. The method of claim 60 further includes generating a feedback signal by delaying the capture clock signal.

42. The method of claim 41, wherein delaying the capture clock signal includes passing the capture clock signal through a modeled delay.

43. The method of claim 42 further includes:

passing the external clock signal through a clock receiver; and

passing the internal data through a data receiver, wherein a delay of the clock receiver and a delay of the data receiver are included in the model delay.

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000